

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A circuit, comprising:
 - a power storage element to generate a DC output voltage from an input voltage;
 - an output sampler to generate a feedback signal from the output voltage;
 - an error amplifier to generate an error signal from the feedback signal;
 - a ramp generator to generate the ramp signal from the error signal, wherein the compared voltage is a preset substantially constant voltage;
 - a comparator to generate a pulse signal by comparing a ramp signal and a compared voltage, wherein one of the ramp signal and the compared voltage is generated from the error signal;
 - and
 - a power switch to switch the power storage element on and off as controlled by the pulse signal,
 - wherein the pulse signal is generated such that, if the input voltage changes within a first range, a width of pulses of the pulse signal changes so as to maintain the output voltage substantially constant.
2. (Original) The circuit of claim 1, wherein
 - the power storage element is arranged in a configuration that is one of a buck, a boost, a cuk, a sepic and a zeta configuration.
3. (Original) The circuit of claim 1, wherein
 - the output sampler includes an impedance divider.
4. (Cancelled) The circuit of claim 1, further comprising:
 - a ramp generator to generate the ramp signal from the error signal, and
 - wherein the compared voltage is a preset substantially constant voltage
5. (Currently Amended) The circuit of claim [4] 1, wherein
 - the comparator and the ramp generator are reset by the same clock signal.

18. (Original) The method of claim 16, wherein
generating the ramp signal includes charging a ramp capacitor in accordance with the
error signal.
19. (Original) The method of claim 18, wherein
charging is performed through a linear element.
20. (Original) The method of claim 18, further comprising:
shorting the ramp capacitor responsive to a clock signal.